Abstrnct-The propagation delay of interconnection lines is a major factor in determining the performance of VLSI circuits because the RC time delay of these lines increases rapidly as chip size is increased and cross-sectional interconnection dimensions are reduced. In this paper, a model for interconnection time delay is developed that includes the effects of scaling transistor, interconnection, and chip dimensions. The delays of aluminum, WSi2, and polysilicon lines are compared, and propagation delays in future VLSI circuits are projected. Properly scaled multilevel conductors, repeaters, cascaded drivers, and cascaded driver/ repeater combinations are investigated as potential methods for reducing propagation delay. The model yields optimal cross-sectional interconnection dimensions and driver/repeater configurations that can lower propagation delays by more than an order of magnitude in MOSFET circuits.
I. INTRODUCTION
FIXIENT packaging and interconnection of silicon chips ana significant challenges in high-speed digital-system design. With the evolution of computers, packaging has become the most critical aspect of the central processor in a fast mainframe computer and, as a result, sophisticated packaging technologies are required to achieve high performance [l] . Once considered to be a routine task, interconnecting the transistors of a VLSI circuit is also becoming a major concern because of the long design time required to lay out the interconnections and the interconnection propagation delay that limits overall chip performance. These problems become more severe as the minimum feature size is scaled down to the submicrometer level and chip size is increased potentially to wafer dimensions. In this paper, a n R C model is introduced that incorporates the resistance and capacitance of the interconnection, load capacitance, and resistance of the transistor that drives the line. This model is then used to calculate propagation deiay and develop strategies to minimize it and also to predict future trends.
SCALING OF INTERCONNECTION DIMENSIONS
In ideal scaling of MOS transistors, all linear dimensions and voltages are scaled by l/S and all doping levels are scaled by S, where S is the scaling factor (S > 1). As a result, gate delay decreases by l/S, power density remains the same, and the power-delay product per device is reduced by l/S3 [2] , [3]. As device dimensions are miniaturized, the interconnection dimensions ( Fig. 1 ) must also be reduced to take full advantage of the scaling process.
A straightforward approach to satisfying the processing and layout constraints is to scale all cross-sectional interconnection dimensions (Wht, Wsp, H , tfo,) by the same factor as used for transistors (ideal scaling). The devices and interconnections would then require the same relative accuracy from lithography, pattern-etching, and material-deposition technologies, and the aspect ratios of interconnections and steps will not change as sizes are reduced. The effects of ideal scaling on local and longdistance interconnections are listed in Tables I and II [4] . Although gate delay decreases by 1/S in ideal scaling, it can be seen that the response time of local interconnections remains the same. Even more troublesome, the delay time of longdistance interconnections (such as those extending from corner to corner on a die) increases by S 2 S 2 , where S, is the scaling factor for the chip size. The chip scaling factor is included to account for the increase in die size from one generation of integrated circuits to the next.
Deviation from ideal scaling can be advantageous. Scaling interconnections and field-oxide thickness by factors smaller than S will lower Rht and Cht. Two alternative approaches to minimizing propagation delay are also presented in Tables  I and 11 . In "quasi-ideal" scaling of local interconnections, the horizontal dimensions are scaled by l/S (like transistors) to improve overall packing density by a factor S. On the other hand, the vertical dimensions are reduced only by 1 1 6 to maintain a small R C time constant and, as a result, delay decreases by l/.\/s. In "constant-R" scaling, all cross-sectional dimensions are reduced only by l / a and, consequently, propagation delay is lowered by 1/S. Long-distance intercoflnections are more difficult because of the additional burden introduced by the increasing chip size. In "amstant-dimension" scaling of long-distance interconnections, all cross-sectional dimensions are held constant, and propagation delay rises by S," 0018-9383/8.5/0500-0903$01 .OO 0 1985 IEEE because of the growth in chip size. In "constant-delay" scali .kg, the cross-sectional interconnection dimensions are increased such that the improvement in the R C delay per unit lenf$h cancels the effect of increasing chip size and total delay remains constant.
As the ratios H/Wht and tfox/Wht get larger, the two-dim~m-sional fringing fields and capacitances between neighboring lines become important and, after a certain point, larger a s p m ratios yield no additional advantage. As a result, the capcacitance per unit length of the wires in a multilevel interconn1:r:-tional scheme approaches a lower limit of 2 pF/cm with SiO, as the dielectric material; an ultimate limit of 1 pF/cm is projected with improved dielectric materials [5] . To obtain ,;ICcurate results, two-dimensional fringing fields and the coni:ribution of the neighboring lines must be included in determini,ng the capacitance of the interconnections;neglecting these effe1;:ts can introduce substantial error. Expressions that are used t o calculate the capacitances in the following derivations have le s,s than 5-percent error over a wide range of interconnecti81m parameters; a set of design rules and interconnection dimensio os is assumed, and a capacitance of 3 pF/cm is achieved indepenLdent of minimum feature size with ideal scaling. This result is in agreement with detailed analytical and computer-aided mode Is developed to determine the capacitance of VLSI interconnections . In the following calculations, conductivity i s assumed to remain constant, and this is a valid assumption un: il the mean-free path of the carriers becomes comparable to interconnection thickness and width; however, this does not . Accordingly, a very good approximation for delay is obtained by combining the resistive and capacitive terms and weighting them by the appropriate factors as described earlier
This approximation is in agreement with Sakurai's expression [17] reported to have less than 4-percent error over the entire range of parameters. The on-resistance of a MOS transistor is which remains constant with ideal scaling. Interconnection resistance is and, as shown in Table 11 , it increases as S'S, when ideal scaling is applied. The capacitance of the center one of three adjacent lines above a ground plane is expressed [7] as
with an error of less than 10 percent over a wide range of H/ Fig. 3 plots the propagation delay for various chip dimensions as a function of minimum feature size and for two driver resistances (1 and 10 k0). It can be seen that the delay is dominated by Rht Cht as dimensions are scaled aggressively. With the existing aspect ratios and design rules, the capacitive term is determined by the capacitance between the interconnection and substrate (= eOxLmax Wint/tfox). In modest VLSI circuits and for aluminum lines, the resistive term is dominated by Rtr and, in larger VLSI circuits and for polysilicon lines, it is contfOX, Whtltfox and W, , ltfOX ratios. trolled by Rht , The optimal interconnection dimensions for a given length can be obtained from the corner point of the curves where Rht = 2.3Rt,. The optimal cross-sectional dimensions, therefore, are
The projected long-distance interconnection propagation delays of future integrated circuits with single-layer metal are plotted in Fig. 4 . Here, the minimum feature size is assumed to drop by a factor of 2 every six years and chip dimension is assumed to double every eight years as
It can be seen that, in the early 1970s, all interconnections were pure capacitive loads, and time delay was determined by the size of the driver and the length of the interconnection. As the chip dimension increases and the minimum feature size decreases, Rht becomes important and propagation delay rises rapidly. Today, aluminum lines still can be approximated as capacitive loads, whereas polysilicon lines, have exhibited an R C behavior for some time. If the conventional methods for interconnecting the transistors are not improved, longer interconnection lengths and smaller widths and. thicknesses will result in unacceptably long propagation delays. Since in the past the channel of the transistor dominated the resistive component of delay and the interconnections wbre virtually perfect conductors with respect to the channel and. the parasitic capacitances of all components (gate, diffusion, polysilicon, aluminum) have been significant, the major challenges were to minimize these capacitances and to drive large capacitive loads. With smaller feature sizes and greater chip dimensions, the parasitic resistances of interconnections are, becoming comparable to channel resistance and, as a result, the design challenges are to reduce parasitic resistances and capacitances and to drive large RCrather than large capacitive loads.
IV. METHODS FOR IMPROVING PROPAGATION DELAY Two approaches to shortening interconnection delay are investigated. The first is to reduce interconnection resistance by using only aluminum lines for long-dist.ance communication and by forming multilayers of interconnections with thicker and wider lines in the upper levels. The second is to improve the driver circuit through cascaded driven that increase in size until the last device is large enough to drive the line and/or by using repeaters that divide the interconnection into smaller subsections [ 181 .
A . Multilayer Interconnections
It is not possible to interconnect the transistors with only one level of aluminum without polysilicon or diffusion crossovers; moreover, even aluminum lines will introduce excessive delay when chip dimension and minimum feature size are scaled. Multilayers of interconnections are partial solutions to both 
B. Repeaters
When the resistance of the interconnection is comparable o or larger than the on-resistance of the driver, propagatic 11 delay increases as the square of the interconnection length biz. cause both capacitance and resistance increase linearly will1 length. The use of repeaters makes time delay linear wilh length by dividing the interconnection into smaller subsectionr. Based on the model developed in the preceeding section, t l a propagation delay of an interconnection with k minimum-siz e inverters as repreaters (Fig. 5(a) ) can be expressed as
where Co and R o are the input capacitance and output resittance of the minimum size inverter. By setting dT/dk 0 (loa 1 To achieve the shortest total delay, therefore, the delay of thl: segments connected by the repeaters should be equal to tha of a repeater. The number of repeaters is Total delay is then expressed as
For long-distance interconnections, Cht is on the order of picofarads and Co is on the order of femptofarads, and Rht and R, have values around kilohms; therefore, RoCint >> RintCo, and the delay expression can be further simplified to T 2.3RoCht.
(1 2)
As a result, repeaters can effectively "transform" the interconnection into a capacitive load. Propagation time can be further improved by increasing the size of the repeaters because the current-drive capability of the repeaters is directly proportional to the W/L ratios of its devices. When the W/L ratios of the transistors are increased by a factor h , the output resistance and input capacitance become Ro/h and heo, respectively (Fig. 5(b) ), and the delay expression then takes the form of T = k (2.3 9 (* + h e ) + (F + 2.3hC0)) .
( 1 3) By setting dTldk and dTldh to zero, optimal values f o r k and h are obtained as h and resulting delay expression becomes T = 7.6 dRoRintCoCint (1 6 ) which is shorter than the delay achieved by minimum-size repeaters because ROCht >> Rht C,.
C. Cascaded Drivers
Just as repeaters are good in driving large Reloads, cascaded drivers are good in driving large capacitive loads. Instead of a single minimum-size driver, a chain of drivers can be used that increase in size until the last device is large enough to drive the load [20] . This is necessary because, if the load is driven by a large transistor which, in turn, is driven by a small device, the turn-on time of the large transistor dominates the delay term. The optimal delay is obtained with a sequence of drivers that increase gradually in size. When applied to interconnections (Fig. 5(c) ), this method optimizes the sum of the delay caused by charging the input capacitances of the cascaded drivers and the interconnection propagation delay. Total delay is then expressed as T = 2.3(n -1)fRoCo + ( ; : ! ; -+ Rht) Cht
( 1 7) and, by setting dT/dn and dTldf to zero f = e (1 8)
where e is the base of the nautral logarithm. Note that cascaded drivers minimize the RtrCint term in (2), but the RhtCht term remains unchanged. As a result, this method is very useful when .Rht is small and Cht and R o are dominant; however, it is not adequate when R h t is comparable to or larger than Ro.
In addition, because the total time delay increases slowly with increa;sed f , in practice a size ratio f larger than e is used to save chip area with little increase in propagation time.
As illustrated in Fig. 5(d) , the first stage of the optimal-size repeaters must be a cascaded driver to lower the input capacitance of the structure and to optimize the total propagation delay when it is driven by a minimum-size transistor.
Figs. 6 and 7 compare the different driving schemes. It can be seen that repeaters eliminate the R h t term and that delay increases linearly with. L,,, because Cht is linearly proportional to length. Cascaded drivers are preferred when L,,, is short because interconnection resistance is low for small L,,,; however, for longer Lmax, delay increases rapidly because cascaded drivers do not improve the Rh&,, term. Optimal size repeaters with a cascaded first stage combine the advantages of the two and obtain the shortest delay under all conditions. The ultimate lower limit is the propagation delay of a lossless transmission line; here the transmission speed is
where c is the speed of light in vacuum and E , is the dielectric constant of the medium in which the line is buried.
D. Additional Considerations
All of the preceding methods introduce area penalties to improve performance, and the models reported here do not include the possible increase in the average interconnectionlength and resulting complications. In addition to interconnection delay, the designer must consider the total area required to implement the circuit and the yield variation caused by process complexity introduced by some of the described methods (multilevel interconnections). After these approaches have been modified to meet the constraints of a specific IC fabrication line, they can then be included in the computer-aided design tools to optimize propagation delays automatically.
Source and drain resistances in addition to the contact resistances of MOS transistors become major concerns as minimum feature size and junction depths are scaled down [13],
[21], [22] . These problems can be resolved by silicidation of the source and drain areas and by new contact materials and methods [23] , [24] . These parasitic resistances can also be included in the delay model by combining them with the on-resistance of the transistor.
The interconnection resistance is larger than the value obtained in (4) because of the reduced cross-sectional area at the steps. This is dependent to the specific metal deposition system, and the model can be adjusted to include this effect by experimentally determining a factor by which L,,, can be multiplied to obtain an effective L,,, .
As W,, is reduced and H is increased the capacitive crosstalk between interconnections becomes significant. In addition, the inductive coupling increases because inductance rises logarithmically as the linewidth of the interconnection is scaled down, and magnetic couplings have a longer range than do capacitive couplings [ 6 ] . Because this mtiy become very important in future VLSI circuits, the capacitive and inductive couplings between interconnections must be analyzed carefully as the linewidth is reduced and chip size increases.
v. EFFECTS OF INTERCONNECTION TIME DELAY
In the model developed in this investigation, a single transistor drives one interconnection line; however, a single transistor must often drive many signal lines. A dramatic example is the clock driver and clock lines. As chip size increases, the network of clock lines constitute a large R C load that produces excessive clock skew and sets an upper limit on clock frequency. Clock frequency determines the overall performance of the chip (cycle time, access time, instructions per second) because, despite its fast switching speed, a transistor must normally wait until the next clock cycle before it can change its state. In MSI or LSI circuits, maximum clock frequency is mainly determined by the switching speed of the gates; however, in advanced VLSI circuits, clock skew caused by interconnection delay becomes the dominant delay term and limits overall chip performance. Radical changes in design methods (such as selftimed systems) have been proposed as possible solutions to this problem [25] ; however, it would be difficult to address the design complexity of VLSI circuits without a clock signal that serves as a convenient sequence and time reference [26] .
To enhance performance, an intermediate approach may be a highly partitioned integrated circuit with a collection of clock signals (fastest clock for the smallest partition, slowest clock for overall chip communication). These limitations and methods will become even more significant with the advent of waferscale integration.
In addition, by using the model for interconnection propagation delay, the optimal chip size for a state-of-the-art multichip packaging technology can be determined.
Given the characteristic parameters of chip-and package-level interconnections, the best performance will be achieved when the interconnection delay on the chip is roughly equal to the delay of the chip-to-chip interconnections. If the chips are made larger, the system will become slower; if they are made smaller, the complexity of the package will increase with no speed improvement. Chip-and package-level delays can be set equal, assuming optimal driving schemes, to obtain 7.6.\lRoRintC0Cint = 2.3eR0C0 In c y ) 
VI. CONCLUSION
The propagation delay of interconnections is a major factor in determining the performance of VLSI circuits because the RC time constant of these lines increases rapidly as chip and device dimensions are scaled. This behavior affects bipolar circuits and GaAs-based IC's even more than it does MOS circuits. The performance advantage of bipolar transistors and CaAs devices over MOS transitors is their low output impedance which is significant if the load is capacitive; however, it is less important if the transistor drives an RC load with a resistance larger than the output resistance of the transistor.
Multilayers of interconnections improve propagation delay significantly and are essential for high-performance VLSI. With multilayers, all the long-distance interconnections can be formed from low-resistivity aluminum lines, and the crosssectional dimensions of the upper layers can be adjusted to yield rhorter time delays. Multilayers also occupy less chip area, which reduces interconnection length and again improves propagation delay.
Repeaters eliminate the RintC,, term in the delay expression and effectively "transform'' the interconnection into a capacitive load. Cascaded drivers optimize the driving of a capacitive load, 'but the RintCin, term remains unchanged. Optimal size repeaters with a cascaded first stage combine the advantages of the two methods and obtain the shortest delay under all conditions. The ultimate lower limit for the time delay is set by the propagation speed of a signal in a lossless transmission line,and this limit is approached as parasitic resistances are eliminated.
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